Home
last modified time | relevance | path

Searched refs:ACACHE_BCACHE (Results 1 – 10 of 10) sorted by relevance

/arch/blackfin/mach-bf537/include/mach/
Dmem_map.h57 #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
94 #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
130 #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
/arch/blackfin/mach-bf533/include/mach/
Dmem_map.h60 #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
99 #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
/arch/blackfin/mach-bf527/include/mach/
Dmem_map.h55 #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
/arch/blackfin/mach-bf518/include/mach/
Dmem_map.h55 #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
/arch/blackfin/mach-bf538/include/mach/
Dmem_map.h59 #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
/arch/blackfin/mach-bf548/include/mach/
Dmem_map.h59 #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
/arch/blackfin/mach-bf609/include/mach/
Dmem_map.h67 #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
/arch/blackfin/mach-bf561/include/mach/
Dmem_map.h62 #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
/arch/blackfin/include/asm/
Ddef_LPBlackfin.h556 #define ACACHE_BCACHE 0x0000000C macro
/arch/blackfin/kernel/
Dsetup.c1339 case ACACHE_BCACHE: