Searched refs:clk_get_parent (Results 1 – 21 of 21) sorted by relevance
| /drivers/clk/sunxi/ |
| D | clk-mod0.c | 205 mmc = clk_get_parent(clk); in mmc_get_phase()
215 mmc_parent = clk_get_parent(mmc); in mmc_get_phase()
241 mmc = clk_get_parent(clk); in mmc_set_phase()
251 mmc_parent = clk_get_parent(mmc); in mmc_set_phase()
|
| /drivers/sh/clk/ |
| D | core.c | 168 .arg = clk_get_parent(clk), in clk_rate_div_range_round()
188 .arg = clk_get_parent(clk), in clk_rate_mult_range_round()
536 struct clk *clk_get_parent(struct clk *clk) in clk_get_parent() function
540 EXPORT_SYMBOL_GPL(clk_get_parent);
564 struct clk *parent = clk_get_parent(clk); in clk_round_parent()
|
| /drivers/cpufreq/ |
| D | ls1x-cpufreq.c | 159 clk = clk_get_parent(clk); in ls1x_cpufreq_probe()
168 clk = clk_get_parent(clk); in ls1x_cpufreq_probe()
|
| D | spear-cpufreq.c | 81 sys_clk = clk_get_parent(spear_cpufreq.clk); in spear1340_set_cpu_rate()
|
| D | tegra124-cpufreq.c | 47 orig_parent = clk_get_parent(priv->cpu_clk); in tegra124_cpu_switch_to_dfll()
|
| D | mt8173-cpufreq.c | 177 struct clk *armpll = clk_get_parent(cpu_clk); in mtk_cpufreq_set_target()
|
| /drivers/clk/st/ |
| D | clkgen-mux.c | 282 __clk_get_name(clk_get_parent(clk)), in clk_register_genamux()
526 __clk_get_name(clk_get_parent(clk)), in st_of_clkgena_prediv_setup()
670 __clk_get_name(clk_get_parent(clk)), in st_of_clkgen_mux_setup()
807 __clk_get_name(clk_get_parent(clk)), in st_of_clkgen_vcc_setup()
|
| D | clkgen-pll.c | 874 __clk_get_name(clk_get_parent(clk)), in clkgen_pll_register()
891 __clk_get_name(clk_get_parent(clk)), in clkgen_c65_lsdiv_register()
1040 __clk_get_name(clk_get_parent(clk)), in clkgen_odf_register()
|
| D | clk-flexgen.c | 238 __clk_get_name(clk_get_parent(clk)), in clk_register_flexgen()
|
| D | clkgen-fsyn.c | 1137 __clk_get_name(clk_get_parent(clk)), in st_of_create_quadfs_fsynths()
1182 __clk_get_name(clk_get_parent(clk)), in st_of_quadfs_setup()
|
| /drivers/clk/ |
| D | clk-cdce925.c | 181 struct clk *parent = clk_get_parent(hw->clk); in cdce925_pll_calc_range_bits()
357 struct clk *pll = clk_get_parent(hw->clk); in cdce925_clk_best_parent_rate()
358 struct clk *root = clk_get_parent(pll); in cdce925_clk_best_parent_rate()
|
| D | clk.c | 1646 struct clk *clk_get_parent(struct clk *clk) in clk_get_parent() function
1660 EXPORT_SYMBOL_GPL(clk_get_parent);
|
| /drivers/mfd/ |
| D | intel-lpss.c | 290 parent = clk_get_parent(clk); in intel_lpss_unregister_clock_tree()
|
| /drivers/gpu/drm/tegra/ |
| D | dsi.c | 1082 parent = clk_get_parent(dsi->clk); in tegra_dsi_setup_clocks()
1365 parent = clk_get_parent(dsi->slave->clk); in tegra_dsi_ganged_setup()
|
| D | hdmi.c | 796 parent = clk_get_parent(hdmi->clk_parent); in tegra_hdmi_connector_mode_valid()
|
| /drivers/gpu/drm/imx/ |
| D | imx-ldb.c | 570 imx_ldb->clk_parent[i] = clk_get_parent(imx_ldb->clk_sel[i]); in imx_ldb_bind()
|
| /drivers/clk/sirf/ |
| D | clk-common.c | 429 cur_parent = clk_get_parent(hw->clk); in cpu_clk_set_rate()
|
| /drivers/net/ethernet/apm/xgene/ |
| D | xgene_enet_hw.c | 467 struct clk *parent = clk_get_parent(pdata->clk); in xgene_enet_configure_clock()
|
| /drivers/clk/tegra/ |
| D | clk-pll.c | 732 unsigned long input_rate = clk_get_rate(clk_get_parent(hw->clk)); in clk_plle_enable()
1291 unsigned long input_rate = clk_get_rate(clk_get_parent(hw->clk)); in clk_plle_tegra114_enable()
|
| /drivers/usb/phy/ |
| D | phy-tegra-usb.c | 773 parent_rate = clk_get_rate(clk_get_parent(phy->pll_u)); in tegra_usb_phy_init()
|
| /drivers/tty/serial/ |
| D | serial-tegra.c | 1084 struct clk *parent_clk = clk_get_parent(tup->uart_clk); in tegra_uart_set_termios()
|