Home
last modified time | relevance | path

Searched refs:reg (Results 1 – 25 of 526) sorted by relevance

12345678910>>...22

/sound/hda/
Dhdac_regmap.c37 #define get_verb(reg) (((reg) >> 8) & 0xfff) argument
39 static bool hda_volatile_reg(struct device *dev, unsigned int reg) in hda_volatile_reg() argument
42 unsigned int verb = get_verb(reg); in hda_volatile_reg()
66 static bool hda_writeable_reg(struct device *dev, unsigned int reg) in hda_writeable_reg() argument
69 unsigned int verb = get_verb(reg); in hda_writeable_reg()
115 static bool hda_readable_reg(struct device *dev, unsigned int reg) in hda_readable_reg() argument
118 unsigned int verb = get_verb(reg); in hda_readable_reg()
137 return hda_writeable_reg(dev, reg); in hda_readable_reg()
148 static bool is_stereo_amp_verb(unsigned int reg) in is_stereo_amp_verb() argument
150 if (((reg >> 8) & 0x700) != AC_VERB_SET_AMP_GAIN_MUTE) in is_stereo_amp_verb()
[all …]
/sound/soc/tegra/
Dtegra210_admaif.c20 #define CH_REG(offset, reg, id) \ argument
21 ((offset) + (reg) + (TEGRA_ADMAIF_CHANNEL_REG_STRIDE * (id)))
23 #define CH_TX_REG(reg, id) CH_REG(admaif->soc_data->tx_base, reg, id) argument
25 #define CH_RX_REG(reg, id) CH_REG(admaif->soc_data->rx_base, reg, id) argument
80 static bool tegra_admaif_wr_reg(struct device *dev, unsigned int reg) in tegra_admaif_wr_reg() argument
92 if ((reg >= rx_base) && (reg < rx_max)) { in tegra_admaif_wr_reg()
93 reg = (reg - rx_base) % ch_stride; in tegra_admaif_wr_reg()
94 if ((reg == TEGRA_ADMAIF_RX_ENABLE) || in tegra_admaif_wr_reg()
95 (reg == TEGRA_ADMAIF_RX_FIFO_CTRL) || in tegra_admaif_wr_reg()
96 (reg == TEGRA_ADMAIF_RX_SOFT_RESET) || in tegra_admaif_wr_reg()
[all …]
Dtegra30_ahub.c25 static inline void tegra30_apbif_write(u32 reg, u32 val) in tegra30_apbif_write() argument
27 regmap_write(ahub->regmap_apbif, reg, val); in tegra30_apbif_write()
30 static inline u32 tegra30_apbif_read(u32 reg) in tegra30_apbif_read() argument
34 regmap_read(ahub->regmap_apbif, reg, &val); in tegra30_apbif_read()
38 static inline void tegra30_audio_write(u32 reg, u32 val) in tegra30_audio_write() argument
40 regmap_write(ahub->regmap_ahub, reg, val); in tegra30_audio_write()
108 u32 reg, val; in tegra30_ahub_allocate_rx_fifo() local
125 reg = TEGRA30_AHUB_CHANNEL_CTRL + in tegra30_ahub_allocate_rx_fifo()
127 val = tegra30_apbif_read(reg); in tegra30_ahub_allocate_rx_fifo()
133 tegra30_apbif_write(reg, val); in tegra30_ahub_allocate_rx_fifo()
[all …]
/sound/firewire/motu/
Dmotu-protocol-v1.c138 __be32 reg; in get_clock_rate_828() local
141 err = snd_motu_transaction_read(motu, CLK_828_STATUS_OFFSET, &reg, sizeof(reg)); in get_clock_rate_828()
144 parse_clock_rate_828(be32_to_cpu(reg), rate); in get_clock_rate_828()
173 __be32 reg; in get_clock_rate_896() local
176 err = snd_motu_transaction_read(motu, CLK_896_STATUS_OFFSET, &reg, sizeof(reg)); in get_clock_rate_896()
179 return parse_clock_rate_896(be32_to_cpu(reg), rate); in get_clock_rate_896()
194 __be32 reg; in set_clock_rate_828() local
198 err = snd_motu_transaction_read(motu, CLK_828_STATUS_OFFSET, &reg, sizeof(reg)); in set_clock_rate_828()
201 data = be32_to_cpu(reg) & CLK_828_STATUS_MASK; in set_clock_rate_828()
207 reg = cpu_to_be32(data); in set_clock_rate_828()
[all …]
Dmotu-protocol-v3.c39 __be32 reg; in snd_motu_protocol_v3_get_clock_rate() local
43 err = snd_motu_transaction_read(motu, V3_CLOCK_STATUS_OFFSET, &reg, in snd_motu_protocol_v3_get_clock_rate()
44 sizeof(reg)); in snd_motu_protocol_v3_get_clock_rate()
47 data = be32_to_cpu(reg); in snd_motu_protocol_v3_get_clock_rate()
61 __be32 reg; in snd_motu_protocol_v3_set_clock_rate() local
73 err = snd_motu_transaction_read(motu, V3_CLOCK_STATUS_OFFSET, &reg, in snd_motu_protocol_v3_set_clock_rate()
74 sizeof(reg)); in snd_motu_protocol_v3_set_clock_rate()
77 data = be32_to_cpu(reg); in snd_motu_protocol_v3_set_clock_rate()
82 need_to_wait = data != be32_to_cpu(reg); in snd_motu_protocol_v3_set_clock_rate()
84 reg = cpu_to_be32(data); in snd_motu_protocol_v3_set_clock_rate()
[all …]
Dmotu-protocol-v2.c48 __be32 reg; in snd_motu_protocol_v2_get_clock_rate() local
51 err = snd_motu_transaction_read(motu, V2_CLOCK_STATUS_OFFSET, &reg, in snd_motu_protocol_v2_get_clock_rate()
52 sizeof(reg)); in snd_motu_protocol_v2_get_clock_rate()
56 return get_clock_rate(be32_to_cpu(reg), rate); in snd_motu_protocol_v2_get_clock_rate()
62 __be32 reg; in snd_motu_protocol_v2_set_clock_rate() local
74 err = snd_motu_transaction_read(motu, V2_CLOCK_STATUS_OFFSET, &reg, in snd_motu_protocol_v2_set_clock_rate()
75 sizeof(reg)); in snd_motu_protocol_v2_set_clock_rate()
78 data = be32_to_cpu(reg); in snd_motu_protocol_v2_set_clock_rate()
83 reg = cpu_to_be32(data); in snd_motu_protocol_v2_set_clock_rate()
84 return snd_motu_transaction_write(motu, V2_CLOCK_STATUS_OFFSET, &reg, in snd_motu_protocol_v2_set_clock_rate()
[all …]
/sound/pci/
Dad1889.c68 u16 reg; /* reg setup */ member
97 ad1889_readw(struct snd_ad1889 *chip, unsigned reg) in ad1889_readw() argument
99 return readw(chip->iobase + reg); in ad1889_readw()
103 ad1889_writew(struct snd_ad1889 *chip, unsigned reg, u16 val) in ad1889_writew() argument
105 writew(val, chip->iobase + reg); in ad1889_writew()
109 ad1889_readl(struct snd_ad1889 *chip, unsigned reg) in ad1889_readl() argument
111 return readl(chip->iobase + reg); in ad1889_readl()
115 ad1889_writel(struct snd_ad1889 *chip, unsigned reg, u32 val) in ad1889_writel() argument
117 writel(val, chip->iobase + reg); in ad1889_writel()
184 u16 reg; in ad1889_channel_reset() local
[all …]
Dazt3328.c319 snd_azf3328_io_reg_setb(unsigned reg, u8 mask, bool do_set) in snd_azf3328_io_reg_setb() argument
324 u8 prev = inb(reg), new; in snd_azf3328_io_reg_setb()
329 outb(new, reg); in snd_azf3328_io_reg_setb()
338 unsigned reg, in snd_azf3328_codec_outb() argument
342 outb(value, codec->io_base + reg); in snd_azf3328_codec_outb()
346 snd_azf3328_codec_inb(const struct snd_azf3328_codec_data *codec, unsigned reg) in snd_azf3328_codec_inb() argument
348 return inb(codec->io_base + reg); in snd_azf3328_codec_inb()
353 unsigned reg, in snd_azf3328_codec_outw() argument
357 outw(value, codec->io_base + reg); in snd_azf3328_codec_outw()
361 snd_azf3328_codec_inw(const struct snd_azf3328_codec_data *codec, unsigned reg) in snd_azf3328_codec_inw() argument
[all …]
/sound/firewire/fireface/
Dff-protocol-former.c76 __le32 reg; in former_get_clock() local
81 FORMER_REG_CLOCK_CONFIG, &reg, sizeof(reg), 0); in former_get_clock()
84 data = le32_to_cpu(reg); in former_get_clock()
92 __le32 *reg; in former_switch_fetching_mode() local
100 reg = kcalloc(count, sizeof(__le32), GFP_KERNEL); in former_switch_fetching_mode()
101 if (!reg) in former_switch_fetching_mode()
113 reg[i] = cpu_to_le32(0x00000001); in former_switch_fetching_mode()
117 FORMER_REG_FETCH_PCM_FRAMES, reg, in former_switch_fetching_mode()
119 kfree(reg); in former_switch_fetching_mode()
125 __le32 reg; in dump_clock_config() local
[all …]
/sound/firewire/tascam/
Dtascam-stream.c19 __be32 reg; in get_clock() local
25 &reg, sizeof(reg), 0); in get_clock()
29 *data = be32_to_cpu(reg); in get_clock()
48 __be32 reg; in set_clock() local
79 reg = cpu_to_be32(data); in set_clock()
83 &reg, sizeof(reg), 0); in set_clock()
88 reg = cpu_to_be32(0x0000001a); in set_clock()
90 reg = cpu_to_be32(0x0000000d); in set_clock()
94 &reg, sizeof(reg), 0); in set_clock()
143 __be32 reg; in enable_data_channels() local
[all …]
/sound/soc/codecs/
Dwm8961.c110 static bool wm8961_volatile(struct device *dev, unsigned int reg) in wm8961_volatile() argument
112 switch (reg) { in wm8961_volatile()
123 static bool wm8961_readable(struct device *dev, unsigned int reg) in wm8961_readable() argument
125 switch (reg) { in wm8961_readable()
508 u16 reg; in wm8961_hw_params() local
524 reg = snd_soc_component_read(component, WM8961_ADDITIONAL_CONTROL_3); in wm8961_hw_params()
525 reg &= ~WM8961_SAMPLE_RATE_MASK; in wm8961_hw_params()
526 reg |= wm8961_srate[best].val; in wm8961_hw_params()
527 snd_soc_component_write(component, WM8961_ADDITIONAL_CONTROL_3, reg); in wm8961_hw_params()
557 reg = snd_soc_component_read(component, WM8961_CLOCKING_4); in wm8961_hw_params()
[all …]
Drl6347a.c16 int rl6347a_hw_write(void *context, unsigned int reg, unsigned int value) in rl6347a_hw_write() argument
24 if (reg <= 0xff) { in rl6347a_hw_write()
25 rl6347a_hw_write(client, RL6347A_COEF_INDEX, reg); in rl6347a_hw_write()
27 if (reg == rl6347a->index_cache[i].reg) { in rl6347a_hw_write()
33 reg = RL6347A_PROC_COEF; in rl6347a_hw_write()
36 data[0] = (reg >> 24) & 0xff; in rl6347a_hw_write()
37 data[1] = (reg >> 16) & 0xff; in rl6347a_hw_write()
43 data[2] = ((reg >> 8) & 0xff) | ((value >> 8) & 0xff); in rl6347a_hw_write()
59 int rl6347a_hw_read(void *context, unsigned int reg, unsigned int *value) in rl6347a_hw_read() argument
68 if (reg <= 0xff) { in rl6347a_hw_read()
[all …]
Drt715-sdw.c24 static bool rt715_readable_register(struct device *dev, unsigned int reg) in rt715_readable_register() argument
26 switch (reg) { in rt715_readable_register()
121 static bool rt715_volatile_register(struct device *dev, unsigned int reg) in rt715_volatile_register() argument
123 switch (reg) { in rt715_volatile_register()
147 static int rt715_sdw_read(void *context, unsigned int reg, unsigned int *val) in rt715_sdw_read() argument
156 if (reg > 0xffff) in rt715_sdw_read()
159 mask = reg & 0xf000; in rt715_sdw_read()
162 val2 = reg & 0xff; in rt715_sdw_read()
163 reg = reg >> 8; in rt715_sdw_read()
164 nid = reg & 0xff; in rt715_sdw_read()
[all …]
Drt700-sdw.c22 static bool rt700_readable_register(struct device *dev, unsigned int reg) in rt700_readable_register() argument
24 switch (reg) { in rt700_readable_register()
55 static bool rt700_volatile_register(struct device *dev, unsigned int reg) in rt700_volatile_register() argument
57 switch (reg) { in rt700_volatile_register()
85 static int rt700_sdw_read(void *context, unsigned int reg, unsigned int *val) in rt700_sdw_read() argument
94 if (reg > 0xffff) in rt700_sdw_read()
97 mask = reg & 0xf000; in rt700_sdw_read()
100 val2 = reg & 0xff; in rt700_sdw_read()
101 reg = reg >> 8; in rt700_sdw_read()
102 nid = reg & 0xff; in rt700_sdw_read()
[all …]
Drt711-sdw.c22 static bool rt711_readable_register(struct device *dev, unsigned int reg) in rt711_readable_register() argument
24 switch (reg) { in rt711_readable_register()
60 static bool rt711_volatile_register(struct device *dev, unsigned int reg) in rt711_volatile_register() argument
62 switch (reg) { in rt711_volatile_register()
89 static int rt711_sdw_read(void *context, unsigned int reg, unsigned int *val) in rt711_sdw_read() argument
98 if (reg > 0xffff) in rt711_sdw_read()
101 mask = reg & 0xf000; in rt711_sdw_read()
104 val2 = reg & 0xff; in rt711_sdw_read()
105 reg = reg >> 8; in rt711_sdw_read()
106 nid = reg & 0xff; in rt711_sdw_read()
[all …]
Dtas6424.c408 unsigned int reg; in tas6424_fault_check_work() local
411 ret = regmap_read(tas6424->regmap, TAS6424_CHANNEL_FAULT, &reg); in tas6424_fault_check_work()
417 if (!reg) { in tas6424_fault_check_work()
418 tas6424->last_cfault = reg; in tas6424_fault_check_work()
428 if ((reg & TAS6424_FAULT_OC_CH1) && !(tas6424->last_cfault & TAS6424_FAULT_OC_CH1)) in tas6424_fault_check_work()
431 if ((reg & TAS6424_FAULT_OC_CH2) && !(tas6424->last_cfault & TAS6424_FAULT_OC_CH2)) in tas6424_fault_check_work()
434 if ((reg & TAS6424_FAULT_OC_CH3) && !(tas6424->last_cfault & TAS6424_FAULT_OC_CH3)) in tas6424_fault_check_work()
437 if ((reg & TAS6424_FAULT_OC_CH4) && !(tas6424->last_cfault & TAS6424_FAULT_OC_CH4)) in tas6424_fault_check_work()
440 if ((reg & TAS6424_FAULT_DC_CH1) && !(tas6424->last_cfault & TAS6424_FAULT_DC_CH1)) in tas6424_fault_check_work()
443 if ((reg & TAS6424_FAULT_DC_CH2) && !(tas6424->last_cfault & TAS6424_FAULT_DC_CH2)) in tas6424_fault_check_work()
[all …]
Dwm5100-tables.c12 bool wm5100_volatile_register(struct device *dev, unsigned int reg) in wm5100_volatile_register() argument
14 switch (reg) { in wm5100_volatile_register()
31 if ((reg >= WM5100_DSP1_PM_0 && reg <= WM5100_DSP1_PM_1535) || in wm5100_volatile_register()
32 (reg >= WM5100_DSP1_ZM_0 && reg <= WM5100_DSP1_ZM_2047) || in wm5100_volatile_register()
33 (reg >= WM5100_DSP1_DM_0 && reg <= WM5100_DSP1_DM_511) || in wm5100_volatile_register()
34 (reg >= WM5100_DSP2_PM_0 && reg <= WM5100_DSP2_PM_1535) || in wm5100_volatile_register()
35 (reg >= WM5100_DSP2_ZM_0 && reg <= WM5100_DSP2_ZM_2047) || in wm5100_volatile_register()
36 (reg >= WM5100_DSP2_DM_0 && reg <= WM5100_DSP2_DM_511) || in wm5100_volatile_register()
37 (reg >= WM5100_DSP3_PM_0 && reg <= WM5100_DSP3_PM_1535) || in wm5100_volatile_register()
38 (reg >= WM5100_DSP3_ZM_0 && reg <= WM5100_DSP3_ZM_2047) || in wm5100_volatile_register()
[all …]
/sound/pci/oxygen/
Doxygen_io.c16 u8 oxygen_read8(struct oxygen *chip, unsigned int reg) in oxygen_read8() argument
18 return inb(chip->addr + reg); in oxygen_read8()
22 u16 oxygen_read16(struct oxygen *chip, unsigned int reg) in oxygen_read16() argument
24 return inw(chip->addr + reg); in oxygen_read16()
28 u32 oxygen_read32(struct oxygen *chip, unsigned int reg) in oxygen_read32() argument
30 return inl(chip->addr + reg); in oxygen_read32()
34 void oxygen_write8(struct oxygen *chip, unsigned int reg, u8 value) in oxygen_write8() argument
36 outb(value, chip->addr + reg); in oxygen_write8()
37 chip->saved_registers._8[reg] = value; in oxygen_write8()
41 void oxygen_write16(struct oxygen *chip, unsigned int reg, u16 value) in oxygen_write16() argument
[all …]
Dxonar_cs43xx.c66 static void cs4398_write(struct oxygen *chip, u8 reg, u8 value) in cs4398_write() argument
70 oxygen_write_i2c(chip, I2C_DEVICE_CS4398, reg, value); in cs4398_write()
71 if (reg < ARRAY_SIZE(data->cs4398_regs)) in cs4398_write()
72 data->cs4398_regs[reg] = value; in cs4398_write()
75 static void cs4398_write_cached(struct oxygen *chip, u8 reg, u8 value) in cs4398_write_cached() argument
79 if (value != data->cs4398_regs[reg]) in cs4398_write_cached()
80 cs4398_write(chip, reg, value); in cs4398_write_cached()
83 static void cs4362a_write(struct oxygen *chip, u8 reg, u8 value) in cs4362a_write() argument
87 oxygen_write_i2c(chip, I2C_DEVICE_CS4362A, reg, value); in cs4362a_write()
88 if (reg < ARRAY_SIZE(data->cs4362a_regs)) in cs4362a_write()
[all …]
/sound/soc/img/
Dimg-i2s-in.c88 static inline void img_i2s_in_writel(struct img_i2s_in *i2s, u32 val, u32 reg) in img_i2s_in_writel() argument
90 writel(val, i2s->base + reg); in img_i2s_in_writel()
93 static inline u32 img_i2s_in_readl(struct img_i2s_in *i2s, u32 reg) in img_i2s_in_readl() argument
95 return readl(i2s->base + reg); in img_i2s_in_readl()
99 u32 val, u32 reg) in img_i2s_in_ch_writel() argument
101 writel(val, i2s->channel_base + (chan * IMG_I2S_IN_CH_STRIDE) + reg); in img_i2s_in_ch_writel()
105 u32 reg) in img_i2s_in_ch_readl() argument
107 return readl(i2s->channel_base + (chan * IMG_I2S_IN_CH_STRIDE) + reg); in img_i2s_in_ch_readl()
112 u32 reg; in img_i2s_in_ch_disable() local
114 reg = img_i2s_in_ch_readl(i2s, chan, IMG_I2S_IN_CH_CTL); in img_i2s_in_ch_disable()
[all …]
Dimg-i2s-out.c99 u32 reg) in img_i2s_out_writel() argument
101 writel(val, i2s->base + reg); in img_i2s_out_writel()
104 static inline u32 img_i2s_out_readl(struct img_i2s_out *i2s, u32 reg) in img_i2s_out_readl() argument
106 return readl(i2s->base + reg); in img_i2s_out_readl()
110 u32 chan, u32 val, u32 reg) in img_i2s_out_ch_writel() argument
112 writel(val, i2s->channel_base + (chan * IMG_I2S_OUT_CH_STRIDE) + reg); in img_i2s_out_ch_writel()
116 u32 reg) in img_i2s_out_ch_readl() argument
118 return readl(i2s->channel_base + (chan * IMG_I2S_OUT_CH_STRIDE) + reg); in img_i2s_out_ch_readl()
123 u32 reg; in img_i2s_out_ch_disable() local
125 reg = img_i2s_out_ch_readl(i2s, chan, IMG_I2S_OUT_CH_CTL); in img_i2s_out_ch_disable()
[all …]
/sound/synth/emux/
Demux_proc.c54 vp->reg.parm.moddelay, in snd_emux_proc_info_read()
55 vp->reg.parm.modatkhld, in snd_emux_proc_info_read()
56 vp->reg.parm.moddcysus, in snd_emux_proc_info_read()
57 vp->reg.parm.modrelease); in snd_emux_proc_info_read()
59 vp->reg.parm.voldelay, in snd_emux_proc_info_read()
60 vp->reg.parm.volatkhld, in snd_emux_proc_info_read()
61 vp->reg.parm.voldcysus, in snd_emux_proc_info_read()
62 vp->reg.parm.volrelease); in snd_emux_proc_info_read()
64 vp->reg.parm.lfo1delay, in snd_emux_proc_info_read()
65 vp->reg.parm.lfo2delay, in snd_emux_proc_info_read()
[all …]
/sound/isa/gus/
Dgus_io.c31 static inline void __snd_gf1_ctrl_stop(struct snd_gus_card * gus, unsigned char reg) in __snd_gf1_ctrl_stop() argument
35 outb(reg | 0x80, gus->gf1.reg_regsel); in __snd_gf1_ctrl_stop()
39 outb(reg, gus->gf1.reg_regsel); in __snd_gf1_ctrl_stop()
46 unsigned char reg, in __snd_gf1_write8() argument
49 outb(reg, gus->gf1.reg_regsel); in __snd_gf1_write8()
56 unsigned char reg) in __snd_gf1_look8() argument
58 outb(reg, gus->gf1.reg_regsel); in __snd_gf1_look8()
64 unsigned char reg, unsigned int data) in __snd_gf1_write16() argument
66 outb(reg, gus->gf1.reg_regsel); in __snd_gf1_write16()
73 unsigned char reg) in __snd_gf1_look16() argument
[all …]
/sound/soc/qcom/
Dlpass-cpu.c475 static bool lpass_cpu_regmap_writeable(struct device *dev, unsigned int reg) in lpass_cpu_regmap_writeable() argument
482 if (reg == LPAIF_I2SCTL_REG(v, i)) in lpass_cpu_regmap_writeable()
486 if (reg == LPAIF_IRQEN_REG(v, i)) in lpass_cpu_regmap_writeable()
488 if (reg == LPAIF_IRQCLEAR_REG(v, i)) in lpass_cpu_regmap_writeable()
493 if (reg == LPAIF_RDMACTL_REG(v, i)) in lpass_cpu_regmap_writeable()
495 if (reg == LPAIF_RDMABASE_REG(v, i)) in lpass_cpu_regmap_writeable()
497 if (reg == LPAIF_RDMABUFF_REG(v, i)) in lpass_cpu_regmap_writeable()
499 if (reg == LPAIF_RDMAPER_REG(v, i)) in lpass_cpu_regmap_writeable()
504 if (reg == LPAIF_WRDMACTL_REG(v, i + v->wrdma_channel_start)) in lpass_cpu_regmap_writeable()
506 if (reg == LPAIF_WRDMABASE_REG(v, i + v->wrdma_channel_start)) in lpass_cpu_regmap_writeable()
[all …]
/sound/soc/intel/catpt/
Dregisters.h151 #define catpt_writel_ssp(cdev, ssp, reg, val) \ argument
152 writel(val, catpt_ssp_addr(cdev, ssp) + (reg))
154 #define catpt_readl_shim(cdev, reg) \ argument
155 readl(catpt_shim_addr(cdev) + CATPT_SHIM_##reg)
156 #define catpt_writel_shim(cdev, reg, val) \ argument
157 writel(val, catpt_shim_addr(cdev) + CATPT_SHIM_##reg)
158 #define catpt_updatel_shim(cdev, reg, mask, val) \ argument
159 catpt_writel_shim(cdev, reg, \
160 (catpt_readl_shim(cdev, reg) & ~(mask)) | (val))
162 #define catpt_readl_poll_shim(cdev, reg, val, cond, delay_us, timeout_us) \ argument
[all …]

12345678910>>...22