Home
last modified time | relevance | path

Searched refs:MVEBU_GPIO0_BASE (Results 1 – 17 of 17) sorted by relevance

/external/u-boot/arch/arm/mach-kirkwood/include/mach/
Dgpio.h19 #define GPIO_OUT(pin) (MVEBU_GPIO0_BASE + GPIO_OFF(pin) + 0x00)
20 #define GPIO_IO_CONF(pin) (MVEBU_GPIO0_BASE + GPIO_OFF(pin) + 0x04)
21 #define GPIO_BLINK_EN(pin) (MVEBU_GPIO0_BASE + GPIO_OFF(pin) + 0x08)
22 #define GPIO_IN_POL(pin) (MVEBU_GPIO0_BASE + GPIO_OFF(pin) + 0x0c)
23 #define GPIO_DATA_IN(pin) (MVEBU_GPIO0_BASE + GPIO_OFF(pin) + 0x10)
24 #define GPIO_EDGE_CAUSE(pin) (MVEBU_GPIO0_BASE + GPIO_OFF(pin) + 0x14)
25 #define GPIO_EDGE_MASK(pin) (MVEBU_GPIO0_BASE + GPIO_OFF(pin) + 0x18)
26 #define GPIO_LEVEL_MASK(pin) (MVEBU_GPIO0_BASE + GPIO_OFF(pin) + 0x1c)
Dsoc.h29 #define MVEBU_GPIO0_BASE (KW_REGISTER(0x10100)) macro
/external/u-boot/board/solidrun/clearfog/
Dclearfog.c93 writel(BOARD_GPP_OUT_VAL_LOW, MVEBU_GPIO0_BASE + 0x00); in board_early_init_f()
97 writel(BOARD_GPP_POL_LOW, MVEBU_GPIO0_BASE + 0x0c); in board_early_init_f()
101 writel(BOARD_GPP_OUT_ENA_LOW, MVEBU_GPIO0_BASE + 0x04); in board_early_init_f()
116 clrbits_le32(MVEBU_GPIO0_BASE + 0x0, BIT(19)); in board_init()
117 clrbits_le32(MVEBU_GPIO0_BASE + 0x4, BIT(19)); in board_init()
120 setbits_le32(MVEBU_GPIO0_BASE + 0x0, BIT(19)); in board_init()
/external/u-boot/board/alliedtelesis/SBx81LIFKW/
Dsbx81lifkw.c46 MVEBU_GPIO0_BASE,
52 MVEBU_GPIO0_BASE,
58 MVEBU_GPIO0_BASE,
64 MVEBU_GPIO0_BASE,
/external/u-boot/board/mikrotik/crs305-1g-4s/
Dcrs305-1g-4s.c48 writel(DB_DX_AC3_GPP_OUT_VAL_LOW, MVEBU_GPIO0_BASE + 0x00); in board_early_init_f()
52 writel(DB_DX_AC3_GPP_POL_LOW, MVEBU_GPIO0_BASE + 0x0c); in board_early_init_f()
56 writel(DB_DX_AC3_GPP_OUT_ENA_LOW, MVEBU_GPIO0_BASE + 0x04); in board_early_init_f()
/external/u-boot/board/Marvell/db-xc3-24g4xg/
Ddb-xc3-24g4xg.c39 writel(DB_DX_AC3_GPP_OUT_VAL_LOW, MVEBU_GPIO0_BASE + 0x00); in board_early_init_f()
43 writel(DB_DX_AC3_GPP_POL_LOW, MVEBU_GPIO0_BASE + 0x0c); in board_early_init_f()
47 writel(DB_DX_AC3_GPP_OUT_ENA_LOW, MVEBU_GPIO0_BASE + 0x04); in board_early_init_f()
/external/u-boot/board/Marvell/db-88f6720/
Ddb-88f6720.c54 writel(DB_88F6720_GPP_OUT_VAL_LOW, MVEBU_GPIO0_BASE + 0x00); in board_early_init_f()
59 writel(DB_88F6720_GPP_POL_LOW, MVEBU_GPIO0_BASE + 0x0c); in board_early_init_f()
64 writel(DB_88F6720_GPP_OUT_ENA_LOW, MVEBU_GPIO0_BASE + 0x04); in board_early_init_f()
/external/u-boot/board/kobol/helios4/
Dhelios4.c94 writel(BOARD_GPP_OUT_VAL_LOW, MVEBU_GPIO0_BASE + 0x00); in board_early_init_f()
98 writel(BOARD_GPP_POL_LOW, MVEBU_GPIO0_BASE + 0x0c); in board_early_init_f()
102 writel(BOARD_GPP_OUT_ENA_LOW, MVEBU_GPIO0_BASE + 0x04); in board_early_init_f()
/external/u-boot/board/Marvell/db-88f6820-amc/
Ddb-88f6820-amc.c95 writel(DB_AMC_88F68XX_GPP_OUT_VAL_LOW, MVEBU_GPIO0_BASE + 0x00); in board_early_init_f()
99 writel(DB_AMC_88F68XX_GPP_POL_LOW, MVEBU_GPIO0_BASE + 0x0c); in board_early_init_f()
103 writel(DB_AMC_88F68XX_GPP_OUT_ENA_LOW, MVEBU_GPIO0_BASE + 0x04); in board_early_init_f()
/external/u-boot/board/Marvell/db-88f6820-gp/
Ddb-88f6820-gp.c116 writel(DB_GP_88F68XX_GPP_OUT_VAL_LOW, MVEBU_GPIO0_BASE + 0x00); in board_early_init_f()
120 writel(DB_GP_88F68XX_GPP_POL_LOW, MVEBU_GPIO0_BASE + 0x0c); in board_early_init_f()
124 writel(DB_GP_88F68XX_GPP_OUT_ENA_LOW, MVEBU_GPIO0_BASE + 0x04); in board_early_init_f()
/external/u-boot/board/gdsys/a38x/
Dcontrolcenterdc.c157 writel(DB_GP_88F68XX_GPP_OUT_VAL_LOW, MVEBU_GPIO0_BASE + 0x00); in board_early_init_f()
161 writel(DB_GP_88F68XX_GPP_POL_LOW, MVEBU_GPIO0_BASE + 0x0c); in board_early_init_f()
165 writel(DB_GP_88F68XX_GPP_OUT_ENA_LOW, MVEBU_GPIO0_BASE + 0x04); in board_early_init_f()
/external/u-boot/board/Marvell/db-mv784mp-gp/
Ddb-mv784mp-gp.c58 writel(RD_78460_GP_GPP_OUT_VAL_LOW, MVEBU_GPIO0_BASE + 0x00); in board_early_init_f()
59 writel(RD_78460_GP_GPP_OUT_ENA_LOW, MVEBU_GPIO0_BASE + 0x04); in board_early_init_f()
/external/u-boot/board/theadorable/
Dtheadorable.c161 writel(THEADORABLE_GPP_OUT_VAL_LOW, MVEBU_GPIO0_BASE + 0x00); in board_early_init_f()
162 writel(THEADORABLE_GPP_OUT_ENA_LOW, MVEBU_GPIO0_BASE + 0x04); in board_early_init_f()
/external/u-boot/board/CZ.NIC/turris_omnia/
Dturris_omnia.c386 writel(OMNIA_GPP_OUT_VAL_LOW, MVEBU_GPIO0_BASE + 0x00); in board_early_init_f()
390 writel(OMNIA_GPP_POL_LOW, MVEBU_GPIO0_BASE + 0x0c); in board_early_init_f()
394 writel(OMNIA_GPP_OUT_ENA_LOW, MVEBU_GPIO0_BASE + 0x04); in board_early_init_f()
/external/u-boot/arch/arm/mach-mvebu/
Dgpio.c20 (struct kwgpio_registers *)MVEBU_GPIO0_BASE; in mvebu_config_gpio()
/external/u-boot/board/keymile/km_arm/
Dkm_arm.c249 tmp = readl(MVEBU_GPIO0_BASE + 4); in board_early_init_f()
250 writel(tmp & (~KM_KIRKWOOD_SOFT_I2C_GPIOS) , MVEBU_GPIO0_BASE + 4); in board_early_init_f()
/external/u-boot/arch/arm/mach-mvebu/include/mach/
Dsoc.h62 #define MVEBU_GPIO0_BASE (MVEBU_REGISTER(0x18100)) macro