/external/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 319 BSWAP, CTTZ, CTLZ, CTPOP, enumerator
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | TargetLowering.cpp | 1952 SDValue CTPOP = N0; in SimplifySetCC() local 1955 CTPOP = N0.getOperand(0); in SimplifySetCC() 1957 if (CTPOP.hasOneUse() && CTPOP.getOpcode() == ISD::CTPOP && in SimplifySetCC() 1958 (N0 == CTPOP || N0.getValueType().getSizeInBits() > in SimplifySetCC() 1959 Log2_32_Ceil(CTPOP.getValueType().getSizeInBits()))) { in SimplifySetCC() 1960 EVT CTVT = CTPOP.getValueType(); in SimplifySetCC() 1961 SDValue CTOp = CTPOP.getOperand(0); in SimplifySetCC()
|
D | SelectionDAGDumper.cpp | 275 case ISD::CTPOP: return "ctpop"; in getOperationName()
|
D | LegalizeVectorOps.cpp | 196 case ISD::CTPOP: in LegalizeOp()
|
D | LegalizeIntegerTypes.cpp | 61 case ISD::CTPOP: Res = PromoteIntRes_CTPOP(N); break; in PromoteIntegerResult() 325 return DAG.getNode(ISD::CTPOP, N->getDebugLoc(), Op.getValueType(), Op); in PromoteIntRes_CTPOP() 1105 case ISD::CTPOP: ExpandIntRes_CTPOP(N, Lo, Hi); break; in ExpandIntegerResult() 1731 Lo = DAG.getNode(ISD::ADD, dl, NVT, DAG.getNode(ISD::CTPOP, dl, NVT, Lo), in ExpandIntRes_CTPOP() 1732 DAG.getNode(ISD::CTPOP, dl, NVT, Hi)); in ExpandIntRes_CTPOP()
|
D | LegalizeDAG.cpp | 2383 case ISD::CTPOP: { in ExpandBitCount() 2447 return DAG.getNode(ISD::CTPOP, dl, VT, Op); in ExpandBitCount() 2463 if (!TLI.isOperationLegalOrCustom(ISD::CTPOP, VT) && in ExpandBitCount() 2468 return DAG.getNode(ISD::CTPOP, dl, VT, Tmp3); in ExpandBitCount() 2563 case ISD::CTPOP: in ExpandNode() 3533 case ISD::CTPOP: in PromoteNode()
|
D | LegalizeVectorTypes.cpp | 69 case ISD::CTPOP: in ScalarizeVectorResult() 505 case ISD::CTPOP: in SplitVectorResult() 1036 case ISD::CTPOP: in SplitVectorOperand() 1350 case ISD::CTPOP: in WidenVectorResult()
|
D | SelectionDAG.cpp | 1925 case ISD::CTPOP: { in ComputeMaskedBits() 2463 case ISD::CTPOP: in getNode()
|
D | DAGCombiner.cpp | 1119 case ISD::CTPOP: return visitCTPOP(N); in visit() 4029 return DAG.getNode(ISD::CTPOP, N->getDebugLoc(), VT, N0); in visitCTPOP()
|
D | SelectionDAGBuilder.cpp | 5052 setValue(&I, DAG.getNode(ISD::CTPOP, dl, Ty, Arg)); in visitIntrinsicCall()
|
/external/llvm/lib/Target/CellSPU/ |
D | SPUISelLowering.cpp | 286 setOperationAction(ISD::CTPOP, MVT::i8, Custom); in SPUTargetLowering() 287 setOperationAction(ISD::CTPOP, MVT::i16, Custom); in SPUTargetLowering() 288 setOperationAction(ISD::CTPOP, MVT::i32, Custom); in SPUTargetLowering() 289 setOperationAction(ISD::CTPOP, MVT::i64, Custom); in SPUTargetLowering() 290 setOperationAction(ISD::CTPOP, MVT::i128, Expand); in SPUTargetLowering() 2854 case ISD::CTPOP: in LowerOperation()
|
D | SPUInstrInfo.td | 1003 // lowering code uses it in unorthodox ways to support CTPOP for other
|
/external/llvm/lib/Target/MSP430/ |
D | MSP430ISelLowering.cpp | 130 setOperationAction(ISD::CTPOP, MVT::i8, Expand); in MSP430TargetLowering() 131 setOperationAction(ISD::CTPOP, MVT::i16, Expand); in MSP430TargetLowering()
|
/external/llvm/lib/Target/Sparc/ |
D | SparcISelLowering.cpp | 768 setOperationAction(ISD::CTPOP, MVT::i32, Expand); in SparcTargetLowering() 809 setOperationAction(ISD::CTPOP, MVT::i32, Legal); in SparcTargetLowering()
|
/external/llvm/lib/Target/MBlaze/ |
D | MBlazeISelLowering.cpp | 173 setOperationAction(ISD::CTPOP, MVT::i32, Expand); in MBlazeTargetLowering()
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonISelLowering.cpp | 1365 setOperationAction(ISD::CTPOP, MVT::i32, Expand); in HexagonTargetLowering()
|
/external/llvm/lib/Target/Mips/ |
D | MipsISelLowering.cpp | 208 setOperationAction(ISD::CTPOP, MVT::i32, Expand); in MipsTargetLowering() 209 setOperationAction(ISD::CTPOP, MVT::i64, Expand); in MipsTargetLowering()
|
/external/llvm/lib/Target/XCore/ |
D | XCoreISelLowering.cpp | 108 setOperationAction(ISD::CTPOP, MVT::i32, Expand); in XCoreTargetLowering()
|
/external/llvm/include/llvm/Target/ |
D | TargetSelectionDAG.td | 354 def ctpop : SDNode<"ISD::CTPOP" , SDTIntUnaryOp>;
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.cpp | 157 setOperationAction(ISD::CTPOP, MVT::i32 , Expand); in PPCTargetLowering() 162 setOperationAction(ISD::CTPOP, MVT::i64 , Expand); in PPCTargetLowering() 359 setOperationAction(ISD::CTPOP, VT, Expand); in PPCTargetLowering()
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 428 setOperationAction(ISD::CTPOP , MVT::i8 , Promote); in X86TargetLowering() 430 setOperationAction(ISD::CTPOP , MVT::i8 , Expand); in X86TargetLowering() 431 setOperationAction(ISD::CTPOP , MVT::i16 , Expand); in X86TargetLowering() 432 setOperationAction(ISD::CTPOP , MVT::i32 , Expand); in X86TargetLowering() 434 setOperationAction(ISD::CTPOP , MVT::i64 , Expand); in X86TargetLowering() 748 setOperationAction(ISD::CTPOP, (MVT::SimpleValueType)VT, Expand); in X86TargetLowering()
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 626 setOperationAction(ISD::CTPOP, MVT::i32, Expand); in ARMTargetLowering()
|