| /external/javassist/src/main/javassist/bytecode/ |
| D | Opcode.java | 103 int FREM = 114; field
|
| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 234 FADD, FSUB, FMUL, FMA, FDIV, FREM, enumerator
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGBuilder.h | 482 void visitFRem(const User &I) { visitBinary(I, ISD::FREM); } in visitFRem()
|
| D | SelectionDAGDumper.cpp | 181 case ISD::FREM: return "frem"; in getOperationName()
|
| D | LegalizeVectorOps.cpp | 183 case ISD::FREM: in LegalizeOp()
|
| D | LegalizeVectorTypes.cpp | 103 case ISD::FREM: in ScalarizeVectorResult()
551 case ISD::FREM: in SplitVectorResult()
1311 case ISD::FREM: in WidenVectorResult()
|
| D | FastISel.cpp | 968 return SelectBinaryOp(I, ISD::FREM); in SelectOperator()
|
| D | SelectionDAG.cpp | 2803 case ISD::FREM: in getNode()
3076 case ISD::FREM : in getNode()
3110 case ISD::FREM: in getNode()
3150 case ISD::FREM: in getNode()
|
| D | LegalizeFloatTypes.cpp | 87 case ISD::FREM: R = SoftenFloatRes_FREM(N); break; in SoftenFloatResult()
|
| D | LegalizeDAG.cpp | 3042 case ISD::FREM: in ExpandNode()
3676 case ISD::FREM: in PromoteNode()
|
| D | TargetLowering.cpp | 638 case ISD::FREM: in canOpTrap()
|
| D | DAGCombiner.cpp | 1135 case ISD::FREM: return visitFREM(N); in visit()
6130 return DAG.getNode(ISD::FREM, N->getDebugLoc(), VT, N0, N1); in visitFREM()
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 762 setOperationAction(ISD::FREM , MVT::f64, Expand); in SparcTargetLowering()
766 setOperationAction(ISD::FREM , MVT::f32, Expand); in SparcTargetLowering()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 1361 setOperationAction(ISD::FREM , MVT::f64, Expand); in HexagonTargetLowering()
1364 setOperationAction(ISD::FREM , MVT::f32, Expand); in HexagonTargetLowering()
|
| /external/javassist/src/main/javassist/bytecode/analysis/ |
| D | Executor.java | 360 case FREM: in execute()
|
| /external/llvm/lib/Target/MBlaze/ |
| D | MBlazeISelLowering.cpp | 72 setOperationAction(ISD::FREM, MVT::f32, Expand); in MBlazeTargetLowering()
|
| /external/javassist/src/main/javassist/compiler/ |
| D | CodeGen.java | 938 '%', DREM, FREM, LREM, IREM,
|
| /external/llvm/lib/Target/CellSPU/ |
| D | SPUISelLowering.cpp | 212 setOperationAction(ISD::FREM , MVT::f64, Expand); in SPUTargetLowering()
215 setOperationAction(ISD::FREM , MVT::f32, Expand); in SPUTargetLowering()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 240 setOperationAction(ISD::FREM, MVT::f32, Expand); in MipsTargetLowering()
241 setOperationAction(ISD::FREM, MVT::f64, Expand); in MipsTargetLowering()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 370 def frem : SDNode<"ISD::FREM" , SDTFPBinOp>;
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 148 setOperationAction(ISD::FREM, VT, Expand); in addTypeForNEON()
479 setOperationAction(ISD::FREM, MVT::v2f64, Expand); in ARMTargetLowering()
764 setOperationAction(ISD::FREM, MVT::f64, Expand); in ARMTargetLowering()
765 setOperationAction(ISD::FREM, MVT::f32, Expand); in ARMTargetLowering()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 135 setOperationAction(ISD::FREM , MVT::f64, Expand); in PPCTargetLowering()
140 setOperationAction(ISD::FREM , MVT::f32, Expand); in PPCTargetLowering()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 380 setOperationAction(ISD::FREM , MVT::f32 , Expand); in X86TargetLowering()
381 setOperationAction(ISD::FREM , MVT::f64 , Expand); in X86TargetLowering()
382 setOperationAction(ISD::FREM , MVT::f80 , Expand); in X86TargetLowering()
737 setOperationAction(ISD::FREM, (MVT::SimpleValueType)VT, Expand); in X86TargetLowering()
|