Home
last modified time | relevance | path

Searched refs:clk_lock (Results 1 – 12 of 12) sorted by relevance

/drivers/clk/mmp/
Dclk-mmp2.c56 static DEFINE_SPINLOCK(clk_lock);
193 ARRAY_SIZE(uart_factor_tbl), &clk_lock); in mmp2_clk_init()
198 apbc_base + APBC_TWSI0, 10, 0, &clk_lock); in mmp2_clk_init()
202 apbc_base + APBC_TWSI1, 10, 0, &clk_lock); in mmp2_clk_init()
206 apbc_base + APBC_TWSI2, 10, 0, &clk_lock); in mmp2_clk_init()
210 apbc_base + APBC_TWSI3, 10, 0, &clk_lock); in mmp2_clk_init()
214 apbc_base + APBC_TWSI4, 10, 0, &clk_lock); in mmp2_clk_init()
218 apbc_base + APBC_TWSI5, 10, 0, &clk_lock); in mmp2_clk_init()
222 apbc_base + APBC_GPIO, 10, 0, &clk_lock); in mmp2_clk_init()
226 apbc_base + APBC_KPC, 10, 0, &clk_lock); in mmp2_clk_init()
[all …]
Dclk-pxa168.c49 static DEFINE_SPINLOCK(clk_lock);
162 ARRAY_SIZE(uart_factor_tbl), &clk_lock); in pxa168_clk_init()
167 apbc_base + APBC_TWSI0, 10, 0, &clk_lock); in pxa168_clk_init()
171 apbc_base + APBC_TWSI1, 10, 0, &clk_lock); in pxa168_clk_init()
175 apbc_base + APBC_GPIO, 10, 0, &clk_lock); in pxa168_clk_init()
179 apbc_base + APBC_KPC, 10, 0, &clk_lock); in pxa168_clk_init()
183 apbc_base + APBC_RTC, 10, 0, &clk_lock); in pxa168_clk_init()
187 apbc_base + APBC_PWM0, 10, 0, &clk_lock); in pxa168_clk_init()
191 apbc_base + APBC_PWM1, 10, 0, &clk_lock); in pxa168_clk_init()
195 apbc_base + APBC_PWM2, 10, 0, &clk_lock); in pxa168_clk_init()
[all …]
Dclk-pxa910.c47 static DEFINE_SPINLOCK(clk_lock);
167 ARRAY_SIZE(uart_factor_tbl), &clk_lock); in pxa910_clk_init()
172 apbc_base + APBC_TWSI0, 10, 0, &clk_lock); in pxa910_clk_init()
176 apbcp_base + APBCP_TWSI1, 10, 0, &clk_lock); in pxa910_clk_init()
180 apbc_base + APBC_GPIO, 10, 0, &clk_lock); in pxa910_clk_init()
184 apbc_base + APBC_KPC, 10, 0, &clk_lock); in pxa910_clk_init()
188 apbc_base + APBC_RTC, 10, 0, &clk_lock); in pxa910_clk_init()
192 apbc_base + APBC_PWM0, 10, 0, &clk_lock); in pxa910_clk_init()
196 apbc_base + APBC_PWM1, 10, 0, &clk_lock); in pxa910_clk_init()
200 apbc_base + APBC_PWM2, 10, 0, &clk_lock); in pxa910_clk_init()
[all …]
/drivers/media/v4l2-core/
Dv4l2-clk.c24 static DEFINE_MUTEX(clk_lock);
57 mutex_lock(&clk_lock); in v4l2_clk_get()
62 mutex_unlock(&clk_lock); in v4l2_clk_get()
81 mutex_lock(&clk_lock); in v4l2_clk_put()
87 mutex_unlock(&clk_lock); in v4l2_clk_put()
96 mutex_lock(&clk_lock); in v4l2_clk_lock_driver()
106 mutex_unlock(&clk_lock); in v4l2_clk_lock_driver()
244 mutex_lock(&clk_lock); in v4l2_clk_register()
246 mutex_unlock(&clk_lock); in v4l2_clk_register()
251 mutex_unlock(&clk_lock); in v4l2_clk_register()
[all …]
/drivers/clk/rockchip/
Dclk.c162 static DEFINE_SPINLOCK(clk_lock);
210 list->pll_flags, &clk_lock); in rockchip_clk_register_plls()
239 list->mux_flags, &clk_lock); in rockchip_clk_register_branches()
248 &clk_lock); in rockchip_clk_register_branches()
254 list->div_flags, &clk_lock); in rockchip_clk_register_branches()
261 list->gate_flags, flags, &clk_lock); in rockchip_clk_register_branches()
269 list->gate_shift, list->gate_flags, &clk_lock); in rockchip_clk_register_branches()
279 list->gate_flags, flags, &clk_lock); in rockchip_clk_register_branches()
294 list->div_shift, list->div_flags, &clk_lock); in rockchip_clk_register_branches()
326 &clk_lock); in rockchip_clk_register_armclk()
Dclk-rockchip.c21 static DEFINE_SPINLOCK(clk_lock);
85 &clk_lock); in rk2928_gate_clk_init()
/drivers/clk/meson/
Dclkc.c24 static DEFINE_SPINLOCK(clk_lock);
72 mux->lock = &clk_lock; in meson_clk_register_composite()
89 div->lock = &clk_lock; in meson_clk_register_composite()
105 gate->lock = &clk_lock; in meson_clk_register_composite()
225 &clk_lock); in meson_clk_register_clks()
229 &clk_lock); in meson_clk_register_clks()
/drivers/clk/sunxi/
Dclk-sunxi.c29 static DEFINE_SPINLOCK(clk_lock);
169 spin_lock_irqsave(&clk_lock, flags); in sun6i_ahb1_clk_set_rate()
181 spin_unlock_irqrestore(&clk_lock, flags); in sun6i_ahb1_clk_set_rate()
224 mux->lock = &clk_lock; in sun6i_ahb1_clk_setup()
758 return sunxi_factors_register(node, data, &clk_lock, reg); in sunxi_factors_clk_setup()
798 0, &clk_lock); in sunxi_mux_clk_setup()
880 data->table, &clk_lock); in sunxi_divider_clk_setup()
1037 gate->lock = &clk_lock; in sunxi_divs_clk_setup()
1064 divider->lock = &clk_lock; in sunxi_divs_clk_setup()
/drivers/clk/
Dclk-xgene.c42 static DEFINE_SPINLOCK(clk_lock);
177 CLK_IS_ROOT, reg, 0, pll_type, &clk_lock); in xgene_pllclk_init()
499 of_clk_get_parent_name(np, 0), &parameters, &clk_lock); in xgene_devclk_init()
/drivers/mfd/
Darizona-core.c43 mutex_lock(&arizona->clk_lock); in arizona_clk32k_enable()
65 mutex_unlock(&arizona->clk_lock); in arizona_clk32k_enable()
73 mutex_lock(&arizona->clk_lock); in arizona_clk32k_disable()
90 mutex_unlock(&arizona->clk_lock); in arizona_clk32k_disable()
973 mutex_init(&arizona->clk_lock); in arizona_dev_init()
/drivers/mmc/host/
Domap.c168 spinlock_t clk_lock; /* for changing enabled state */ member
190 spin_lock_irqsave(&host->clk_lock, flags); in mmc_omap_fclk_enable()
198 spin_unlock_irqrestore(&host->clk_lock, flags); in mmc_omap_fclk_enable()
1366 spin_lock_init(&host->clk_lock); in mmc_omap_probe()
/drivers/media/platform/soc_camera/
Dsoc_camera.c187 mutex_lock(&ici->clk_lock); in soc_camera_clock_start()
189 mutex_unlock(&ici->clk_lock); in soc_camera_clock_start()
199 mutex_lock(&ici->clk_lock); in soc_camera_clock_stop()
201 mutex_unlock(&ici->clk_lock); in soc_camera_clock_stop()
1997 mutex_init(&ici->clk_lock); in soc_camera_host_register()