Home
last modified time | relevance | path

Searched refs:cpsr (Results 1 – 25 of 417) sorted by relevance

12345678910>>...17

/external/llvm-project/llvm/test/CodeGen/Thumb/
Dpeephole-mi.mir32 ; CHECK: %2:tgpr, $cpsr = tADDrr [[COPY1]], [[COPY]], 14 /* CC::al */, $noreg
33 ; CHECK: %3:tgpr, $cpsr = tADC [[COPY1]], [[COPY]], 14 /* CC::al */, $noreg, implicit $cpsr
34 ; CHECK: tBcc %bb.2, 1 /* CC::ne */, $cpsr
40 ; CHECK: %4:tgpr, dead $cpsr = tMOVi8 0, 14 /* CC::al */, $noreg
49 %3:tgpr, $cpsr = tADDrr %0, %1, 14, $noreg
50 %2:tgpr, dead $cpsr = tADC %0, %1, 14, $noreg, implicit $cpsr
51 tCMPi8 %2, 0, 14, $noreg, implicit-def $cpsr
52 tBcc %bb.2, 1, $cpsr
60 %4:tgpr, dead $cpsr = tMOVi8 0, 14, $noreg
75 ; CHECK: %2:tgpr, $cpsr = tADDrr [[COPY1]], [[COPY]], 14 /* CC::al */, $noreg
[all …]
Dpeephole-cmp.mir27 ; CHECK: %2:tgpr, $cpsr = tSUBrr [[COPY]], [[COPY1]], 14 /* CC::al */, $noreg
28 ; CHECK: tBcc %bb.2, 8 /* CC::hi */, $cpsr
34 ; CHECK: %3:tgpr, dead $cpsr = tMOVi8 0, 14 /* CC::al */, $noreg
43 %0:tgpr, $cpsr = tSUBrr %2, %1, 14, $noreg
44 tCMPr %1, %2, 14, $noreg, implicit-def $cpsr
45 tBcc %bb.2, 3, $cpsr
53 %3:tgpr, dead $cpsr = tMOVi8 0, 14, $noreg
69 ; CHECK: %2:tgpr, $cpsr = tSUBrr [[COPY1]], [[COPY]], 14 /* CC::al */, $noreg
70 ; CHECK: tBcc %bb.2, 3 /* CC::lo */, $cpsr
76 ; CHECK: %3:tgpr, dead $cpsr = tMOVi8 0, 14 /* CC::al */, $noreg
[all …]
DPR36658.mir14 # CHECK: $r1 = tMOVSr $r0, implicit-def dead $cpsr
169 $r4 = tMOVSr $r0, implicit-def dead $cpsr
171 $r1 = tMOVSr $r0, implicit-def dead $cpsr
172 tCMPi8 $r0, 68, 14, $noreg, implicit-def $cpsr
173 tBcc %bb.9, 12, killed $cpsr
179 tCMPi8 renamable $r1, 47, 14, $noreg, implicit-def $cpsr
180 tBcc %bb.2, 13, killed $cpsr
186 $r2 = tMOVSr $r1, implicit-def dead $cpsr
187 renamable $r2, dead $cpsr = tSUBi8 killed renamable $r2, 48, 14, $noreg
188 tCMPi8 killed renamable $r2, 8, 14, $noreg, implicit-def $cpsr
[all …]
Dmachine-cse-deadreg.mir42 %3:tgpr, dead $cpsr = tADDrr %0, %2, 14, $noreg
44 %5:tgpr, $cpsr = tADDrr %0, %2, 14, $noreg
45 %6:tgpr, $cpsr = tADC %1, killed %4, 14, $noreg, implicit $cpsr
46 tBcc %bb.2, 3, $cpsr
57 # cpsr def must not be dead
58 # CHECK: %3:tgpr, $cpsr = tADDrr %0, %2
59 # CHECK-NOT: %5:tgpr, $cpsr = tADDrr %0, %2
85 %3:tgpr, dead $cpsr = tADDrr %0, %2, 14, $noreg
87 %5:tgpr, dead $cpsr = tADDrr %0, %2, 14, $noreg
88 %6:tgpr, $cpsr = tADDrr %1, killed %4, 14, $noreg
[all …]
Dmachine-cse-physreg.mir6 # MachineCSE must not remove this def of $cpsr:
8 # CHECK: , $cpsr = tLSLri
24 %1, $cpsr = tLSLri %0, 2, 14, $noreg
25 tCMPi8 %0, 5, 14, $noreg, implicit-def $cpsr
26 tBcc %bb.8, 8, $cpsr
29 %2, $cpsr = tLSLri %0, 2, 14, $noreg
32 liveins: $cpsr
33 %3 = COPY $cpsr
/external/llvm-project/llvm/test/CodeGen/ARM/
Dtail-dup-bundle.mir12 ; CHECK: t2CMPri $r0, 32, 14 /* CC::al */, $noreg, implicit-def $cpsr
13 … BUNDLE implicit-def dead $itstate, implicit-def $cpsr, implicit killed $r0, implicit killed $cp…
15 …; CHECK: t2CMPri killed $r0, 9, 1 /* CC::ne */, killed $cpsr, implicit-def $cpsr, implicit int…
17 ; CHECK: t2Bcc %bb.3, 1 /* CC::ne */, killed $cpsr
21 ; CHECK: t2CMPri $r0, 32, 14 /* CC::al */, $noreg, implicit-def $cpsr
22 … BUNDLE implicit-def dead $itstate, implicit-def $cpsr, implicit killed $r0, implicit killed $cp…
24 …; CHECK: t2CMPri killed $r0, 9, 1 /* CC::ne */, killed $cpsr, implicit-def $cpsr, implicit int…
26 ; CHECK: t2Bcc %bb.2, 0 /* CC::eq */, killed $cpsr
30 ; CHECK: t2CMPri $r0, 32, 14 /* CC::al */, $noreg, implicit-def $cpsr
31 … BUNDLE implicit-def dead $itstate, implicit-def $cpsr, implicit killed $r0, implicit killed $cp…
[all …]
Dexpand-pseudos.mir32 ; CHECK: CMPri killed $r0, 0, 14 /* CC::al */, $noreg, implicit-def $cpsr
33 ; CHECK: $r1 = MOVi16 500, 0 /* CC::eq */, killed $cpsr, implicit killed $r1
37 CMPri killed $r0, 0, 14, $noreg, implicit-def $cpsr
38 $r1 = MOVCCi16 killed $r1, 500, 0, killed $cpsr
56 ; CHECK: CMPri killed $r0, 0, 14 /* CC::al */, $noreg, implicit-def $cpsr
57 ; CHECK: $r1 = MOVi16 2068, 0 /* CC::eq */, $cpsr, implicit killed $r1
58 ; CHECK: $r1 = MOVTi16 $r1, 7637, 0 /* CC::eq */, $cpsr
62 CMPri killed $r0, 0, 14, $noreg, implicit-def $cpsr
63 $r1 = MOVCCi32imm killed $r1, 500500500, 0, killed $cpsr
81 ; CHECK: CMPri $r1, 500, 14 /* CC::al */, $noreg, implicit-def $cpsr
[all …]
Difcvt-diamond-unanalyzable-common.mir26 ; CHECK: t2CMPri killed renamable $r2, 34, 14 /* CC::al */, $noreg, implicit-def $cpsr
27 ; CHECK: $r0 = t2MOVi 2, 1 /* CC::ne */, $cpsr, $noreg
28 ; CHECK: $r0 = t2MOVi 3, 0 /* CC::eq */, killed $cpsr, $noreg, implicit killed $r0
30 ; CHECK: t2CMPri $sp, 34, 14 /* CC::al */, $noreg, implicit-def $cpsr
31 ; CHECK: t2Bcc %bb.2, 1 /* CC::ne */, $cpsr
32 ; CHECK: t2Bcc %bb.2, 2 /* CC::hs */, killed $cpsr
44 t2CMPri killed renamable $r2, 34, 14, $noreg, implicit-def $cpsr
45 t2Bcc %bb.2, 1, killed $cpsr
53 t2CMPri $sp, 34, 14, $noreg, implicit-def $cpsr
54 t2Bcc %bb.4, 1, $cpsr
[all …]
Dmachine-outliner-unoutlinable.mir30 $r0, dead $cpsr = tMOVi8 1, 14, $noreg
31 $r1, dead $cpsr = tMOVi8 1, 14, $noreg
32 $r2, dead $cpsr = tMOVi8 1, 14, $noreg
33 $r3, dead $cpsr = tMOVi8 1, 14, $noreg
37 $r0, dead $cpsr = tMOVi8 1, 14, $noreg
38 $r1, dead $cpsr = tMOVi8 1, 14, $noreg
39 $r2, dead $cpsr = tMOVi8 1, 14, $noreg
40 $r3, dead $cpsr = tMOVi8 1, 14, $noreg
104 $r0, dead $cpsr = tMOVi8 1, 0, $noreg, implicit $itstate
105 $r1, dead $cpsr = tMOVi8 1, 0, $noreg, implicit $itstate
[all …]
Difcvt_triangleWoCvtToNextEdge.mir25 ; CHECK: tBcc %bb.2, 1 /* CC::ne */, $cpsr
28 ; CHECK: tBL 14 /* CC::al */, $cpsr, @__stack_chk_fail
30 ; CHECK: tBL 1 /* CC::ne */, $cpsr, @__stack_chk_fail
33 ; CHECK: tTAILJMPdND @bar, 14 /* CC::al */, $cpsr
36 tBcc %bb.1, 1, $cpsr
40 tBcc %bb.3, 0, $cpsr
44 tBL 14, $cpsr, @__stack_chk_fail
50 tTAILJMPdND @bar, 14, $cpsr
Dconstant-islands-split-IT.mir90 ; CHECK: t2CMPri $r0, 32, 14 /* CC::al */, $noreg, implicit-def $cpsr
93 …; CHECK: renamable $d0 = VLDRD %const.7, 0, 0 /* CC::eq */, $cpsr, implicit $itstate :: (load 8 …
94 …; CHECK: renamable $d1 = VLDRD %const.5, 0, 0 /* CC::eq */, $cpsr, implicit $itstate :: (load 8 …
95 …; CHECK: renamable $d2 = VLDRD %const.6, 0, 0 /* CC::eq */, $cpsr, implicit $itstate :: (load 8 …
96 ; CHECK: $r0 = t2SUBri $r0, 12, 0 /* CC::eq */, $cpsr, $noreg, implicit killed $itstate
102 ; CHECK: liveins: $r0, $cpsr, $d0, $s0, $s1, $d1, $s2, $s3, $d2, $s4, $s5
104 ; CHECK: $sp = tMOVr $r0, 0 /* CC::eq */, $cpsr, implicit $itstate
105 …; CHECK: $sp = t2LDMIA_RET $sp, 0 /* CC::eq */, killed $cpsr, def $r4, def $r5, def $r6, def $r7…
129 t2CMPri $r0, 32, 14, $noreg, implicit-def $cpsr
132 renamable $d0 = VLDRD %const.1, 0, 0, $cpsr, implicit $itstate :: (load 8 from constant-pool)
[all …]
Dcmp1-peephole-thumb.mir59 ; CHECK: %3:tgpr, $cpsr = tMOVi8 1, 14 /* CC::al */, $noreg
60 ; CHECK: %4:tgpr, $cpsr = tMOVi8 0, 14 /* CC::al */, $noreg
61 ; CHECK: %2:tgpr, $cpsr = tMUL [[COPY]], [[COPY1]], 14 /* CC::al */, $noreg
62 ; CHECK: tBcc %bb.2, 0 /* CC::eq */, $cpsr
74 %2, $cpsr = tMUL %1, %0, 14, $noreg
75 %3, $cpsr = tMOVi8 1, 14, $noreg
76 %4, $cpsr = tMOVi8 0, 14, $noreg
77 tCMPi8 killed %2, 0, 14, $noreg, implicit-def $cpsr
78 tBcc %bb.2.entry, 0, $cpsr
/external/compiler-rt/test/builtins/Unit/arm/
Daeabi_cfcmple_test.c50 union cpsr cpsr = { .value = cpsr_value }; in test__aeabi_cfcmple() local
51 if (expected_z != cpsr.flags.z || expected_c != cpsr.flags.c) { in test__aeabi_cfcmple()
53 a, b, cpsr.flags.z, cpsr.flags.c, expected_z, expected_c); in test__aeabi_cfcmple()
57 cpsr.value = r_cpsr_value; in test__aeabi_cfcmple()
58 if (expected_z != cpsr.flags.z || expected_c != cpsr.flags.c) { in test__aeabi_cfcmple()
60 a, b, cpsr.flags.z, cpsr.flags.c, expected_z, expected_c); in test__aeabi_cfcmple()
Daeabi_cdcmple_test.c50 union cpsr cpsr = { .value = cpsr_value }; in test__aeabi_cdcmple() local
51 if (expected_z != cpsr.flags.z || expected_c != cpsr.flags.c) { in test__aeabi_cdcmple()
53 a, b, cpsr.flags.z, cpsr.flags.c, expected_z, expected_c); in test__aeabi_cdcmple()
57 cpsr.value = r_cpsr_value; in test__aeabi_cdcmple()
58 if (expected_z != cpsr.flags.z || expected_c != cpsr.flags.c) { in test__aeabi_cdcmple()
60 a, b, cpsr.flags.z, cpsr.flags.c, expected_z, expected_c); in test__aeabi_cdcmple()
/external/llvm-project/compiler-rt/test/builtins/Unit/arm/
Daeabi_cfcmple_test.c39 union cpsr cpsr = { .value = cpsr_value }; in test__aeabi_cfcmple() local
40 if (expected_z != cpsr.flags.z || expected_c != cpsr.flags.c) { in test__aeabi_cfcmple()
42 a, b, cpsr.flags.z, cpsr.flags.c, expected_z, expected_c); in test__aeabi_cfcmple()
46 cpsr.value = r_cpsr_value; in test__aeabi_cfcmple()
47 if (expected_z != cpsr.flags.z || expected_c != cpsr.flags.c) { in test__aeabi_cfcmple()
49 a, b, cpsr.flags.z, cpsr.flags.c, expected_z, expected_c); in test__aeabi_cfcmple()
Daeabi_cdcmple_test.c39 union cpsr cpsr = { .value = cpsr_value }; in test__aeabi_cdcmple() local
40 if (expected_z != cpsr.flags.z || expected_c != cpsr.flags.c) { in test__aeabi_cdcmple()
42 a, b, cpsr.flags.z, cpsr.flags.c, expected_z, expected_c); in test__aeabi_cdcmple()
46 cpsr.value = r_cpsr_value; in test__aeabi_cdcmple()
47 if (expected_z != cpsr.flags.z || expected_c != cpsr.flags.c) { in test__aeabi_cdcmple()
49 a, b, cpsr.flags.z, cpsr.flags.c, expected_z, expected_c); in test__aeabi_cdcmple()
/external/llvm-project/llvm/test/CodeGen/Thumb2/
Dconstant-islands-cbz.mir33 ; CHECK: $r0, dead $cpsr = tMOVi8 0, 14 /* CC::al */, $noreg
39 tCMPi8 renamable $r0, 0, 14, $noreg, implicit-def $cpsr
40 t2Bcc %bb.1, 0, killed $cpsr
49 $r0, dead $cpsr = tMOVi8 0, 14, $noreg
64 …; CHECK: renamable $r0, $cpsr = tADDrr killed renamable $r0, renamable $r1, 14 /* CC::al */, $no…
72 ; CHECK: $r0, dead $cpsr = tMOVi8 0, 14 /* CC::al */, $noreg
78 renamable $r0, $cpsr = tADDrr killed renamable $r0, renamable $r1, 14, $noreg
79 tCMPi8 renamable $r0, 0, 14, $noreg, implicit-def $cpsr
81 t2Bcc %bb.1, 0, killed $cpsr
90 $r0, dead $cpsr = tMOVi8 0, 14, $noreg
[all …]
Dt2-teq-reduce.mir108 ; CHECK: tCMPi8 renamable $r0, 0, 14 /* CC::al */, $noreg, implicit-def $cpsr
109 ; CHECK: BUNDLE implicit-def dead $itstate, implicit killed $cpsr, implicit $r0 {
111 ; CHECK: tBX_RET 0 /* CC::eq */, killed $cpsr, implicit $r0, implicit internal killed $itstate
118 …; CHECK: dead renamable $r2, $cpsr = tEOR killed renamable $r2, renamable $r1, 14 /* CC::al */, …
119 ; CHECK: t2Bcc %bb.4, 0 /* CC::eq */, killed $cpsr
124 ; CHECK: tCMPi8 renamable $r0, 0, 14 /* CC::al */, $noreg, implicit-def $cpsr
125 …def dead $itstate, implicit-def dead $r2, implicit-def $cpsr, implicit $r0, implicit killed $cpsr,…
127 …; CHECK: renamable $r2 = tLDRi renamable $r0, 1, 1 /* CC::ne */, $cpsr, implicit internal $its…
128 …; CHECK: renamable $r2 = tLDRHi internal killed renamable $r2, 0, 1 /* CC::ne */, $cpsr, impli…
129 …al killed renamable $r2, renamable $r1, 1 /* CC::ne */, killed $cpsr, implicit-def $cpsr, implicit…
[all …]
/external/llvm-project/llvm/test/CodeGen/Thumb2/LowOverheadLoops/
Dno-dec-reorder.mir114 ; CHECK: t2CMPri renamable $r2, -1, 14 /* CC::al */, $noreg, implicit-def $cpsr
115 ; CHECK: tBcc %bb.6, 13 /* CC::le */, killed $cpsr
119 ; CHECK: tCMPi8 renamable $r0, 0, 14 /* CC::al */, $noreg, implicit-def $cpsr
121 …; CHECK: renamable $r0 = tMOVi8 $noreg, 0, 0 /* CC::eq */, $cpsr, implicit killed $r0, implicit …
122 ; CHECK: tBX_RET 0 /* CC::eq */, killed $cpsr, implicit $r0, implicit killed $itstate
133 ; CHECK: tCMPr killed renamable $r2, renamable $r1, 14 /* CC::al */, $noreg, implicit-def $cpsr
134 ; CHECK: tBcc %bb.5, 0 /* CC::eq */, killed $cpsr
139 ; CHECK: tCMPi8 renamable $r0, 0, 14 /* CC::al */, $noreg, implicit-def $cpsr
141 …; CHECK: renamable $r0 = tMOVi8 $noreg, 0, 0 /* CC::eq */, $cpsr, implicit killed $r0, implicit …
142 ; CHECK: tBX_RET 0 /* CC::eq */, killed $cpsr, implicit $r0, implicit killed $itstate
[all …]
Dmulti-block-cond-iter-count.mir210 ; CHECK: tCMPi8 renamable $r3, 2, 14 /* CC::al */, $noreg, implicit-def $cpsr
213 …; CHECK: $r12 = t2MOVi 4, 1 /* CC::ne */, killed $cpsr, $noreg, implicit killed renamable $r12, …
214 ; CHECK: tCMPi8 killed renamable $r3, 4, 14 /* CC::al */, $noreg, implicit-def $cpsr
216 …; CHECK: $r12 = t2MOVi 1, 0 /* CC::eq */, killed $cpsr, $noreg, implicit killed renamable $r12, …
217 …mable $r3 = t2LSLrr killed renamable $r2, killed renamable $r12, 14 /* CC::al */, $noreg, def $cpsr
218 ; CHECK: tBcc %bb.4, 0 /* CC::eq */, killed $cpsr
223 ; CHECK: tCMPr killed renamable $r2, renamable $r0, 14 /* CC::al */, $noreg, implicit-def $cpsr
225 …; CHECK: renamable $r2 = t2ADDrs renamable $r0, renamable $r3, 18, 8 /* CC::hi */, $cpsr, $noreg…
226 …Pr killed renamable $r2, renamable $r1, 8 /* CC::hi */, killed $cpsr, implicit-def $cpsr, implicit…
227 ; CHECK: tBcc %bb.5, 8 /* CC::hi */, killed $cpsr
[all …]
Dunrolled-and-vector.mir249 ; CHECK: tCMPi8 renamable $r3, 0, 14 /* CC::al */, $noreg, implicit-def $cpsr
250 ; CHECK: tBcc %bb.11, 0 /* CC::eq */, killed $cpsr
254 …; CHECK: renamable $r4, dead $cpsr = tADDrr renamable $r0, renamable $r3, 14 /* CC::al */, $noreg
255 …; CHECK: renamable $r5, dead $cpsr = tADDrr renamable $r2, renamable $r3, 14 /* CC::al */, $noreg
256 ; CHECK: tCMPr renamable $r4, renamable $r2, 14 /* CC::al */, $noreg, implicit-def $cpsr
258 ; CHECK: renamable $r12 = t2CSINC $zr, $zr, 9, implicit killed $cpsr
259 ; CHECK: tCMPr killed renamable $r5, renamable $r0, 14 /* CC::al */, $noreg, implicit-def $cpsr
260 ; CHECK: renamable $r6 = t2CSINC $zr, $zr, 9, implicit killed $cpsr
261 ; CHECK: tCMPr killed renamable $r4, renamable $r1, 14 /* CC::al */, $noreg, implicit-def $cpsr
263 ; CHECK: renamable $r4 = t2CSINC $zr, $zr, 9, implicit killed $cpsr
[all …]
Dremove-elem-moves.mir153 ; CHECK: tCMPi8 renamable $r2, 0, 14 /* CC::al */, $noreg, implicit-def $cpsr
154 ; CHECK: tBcc %bb.9, 0 /* CC::eq */, killed $cpsr
158 ; CHECK: tCMPi8 renamable $r2, 4, 14 /* CC::al */, $noreg, implicit-def $cpsr
159 ; CHECK: tBcc %bb.6, 3 /* CC::lo */, killed $cpsr
164 ; CHECK: tCMPr killed renamable $r3, renamable $r1, 14 /* CC::al */, $noreg, implicit-def $cpsr
166 …; CHECK: renamable $r3 = t2ADDrs renamable $r1, renamable $r2, 18, 8 /* CC::hi */, $cpsr, $noreg…
167 …Pr killed renamable $r3, renamable $r0, 8 /* CC::hi */, killed $cpsr, implicit-def $cpsr, implicit…
168 ; CHECK: tBcc %bb.6, 8 /* CC::hi */, killed $cpsr
173 ; CHECK: renamable $r3, dead $cpsr = tMOVi8 1, 14 /* CC::al */, $noreg
175 …; CHECK: renamable $r7, dead $cpsr = tSUBrr renamable $r2, renamable $r4, 14 /* CC::al */, $noreg
[all …]
/external/llvm/test/CodeGen/MIR/ARM/
Dbundled-instructions.mir32 ; CHECK-NEXT: t2CMNri killed %r0, 78, 14, _, implicit-def %cpsr
33 ; CHECK-NEXT: BUNDLE implicit-def dead %itstate, implicit-def %r1, implicit killed %cpsr {
35 ; CHECK-NEXT: %r1 = t2MOVi 1, 12, killed %cpsr, _, implicit internal killed %itstate
40 t2CMNri killed %r0, 78, 14, _, implicit-def %cpsr
41 BUNDLE implicit-def dead %itstate, implicit-def %r1, implicit killed %cpsr {
43 %r1 = t2MOVi 1, 12, killed %cpsr, _, implicit internal killed %itstate
62 ; CHECK-NEXT: t2CMNri killed %r0, 78, 14, _, implicit-def %cpsr
63 ; CHECK-NEXT: BUNDLE implicit-def dead %itstate, implicit-def %r1, implicit killed %cpsr {
65 ; CHECK-NEXT: %r1 = t2MOVi 1, 12, killed %cpsr, _, implicit internal killed %itstate
70 t2CMNri killed %r0, 78, 14, _, implicit-def %cpsr
[all …]
/external/llvm-project/llvm/test/CodeGen/MIR/ARM/
Dbundled-instructions.mir34 ; CHECK: t2CMNri killed $r0, 78, 14 /* CC::al */, $noreg, implicit-def $cpsr
35 ; CHECK: BUNDLE implicit-def dead $itstate, implicit-def $r1, implicit killed $cpsr {
37 …; CHECK: $r1 = t2MOVi 1, 12 /* CC::gt */, killed $cpsr, $noreg, implicit internal killed $itstate
42 t2CMNri killed $r0, 78, 14, _, implicit-def $cpsr
43 BUNDLE implicit-def dead $itstate, implicit-def $r1, implicit killed $cpsr {
45 $r1 = t2MOVi 1, 12, killed $cpsr, _, implicit internal killed $itstate
65 ; CHECK: t2CMNri killed $r0, 78, 14 /* CC::al */, $noreg, implicit-def $cpsr
66 ; CHECK: BUNDLE implicit-def dead $itstate, implicit-def $r1, implicit killed $cpsr {
68 …; CHECK: $r1 = t2MOVi 1, 12 /* CC::gt */, killed $cpsr, $noreg, implicit internal killed $itstate
73 t2CMNri killed $r0, 78, 14, _, implicit-def $cpsr
[all …]
/external/llvm-project/lldb/source/Plugins/Architecture/Arm/
DArchitectureArm.cpp79 const uint32_t cpsr = reg_ctx_sp->GetFlags(0); in OverrideStopInfo() local
80 if (cpsr == 0) in OverrideStopInfo()
84 const uint32_t J = Bit32(cpsr, 24); in OverrideStopInfo()
85 const uint32_t T = Bit32(cpsr, 5); in OverrideStopInfo()
107 if (!ARMConditionPassed(condition, cpsr)) in OverrideStopInfo()
118 const uint32_t ITSTATE = Bits32(cpsr, 15, 10) << 2 | Bits32(cpsr, 26, 25); in OverrideStopInfo()
121 if (!ARMConditionPassed(condition, cpsr)) { in OverrideStopInfo()

12345678910>>...17